Defect-oriented testing for nano-metric CMOS VLSI circuit

Saved in:
Bibliographic Details
Main Author: Sachdev, Manoj
Other Authors: Pineda de Gyvez, Jose
Format: Unknown
Published: Dordrecht Springer 2007
Edition:2nd ed.
Series:Frontiers in electronic testing 34
Subjects:
Online Access:Click Here to View Status and Holdings.
Tags: Add Tag
No Tags, Be the first to tag this record!

MARC

LEADER 00000n a2200000 a 4501
001 wils-379542
020 # # |a 9780387465463 (hd.bd.) 
020 # # |a 0387465464 (hd.bd.) 
040 # # |a OHX  |d ITMB 
090 0 0 |a TK7871.99  |b M44 S23 2007 
100 1 # |a Sachdev, Manoj 
245 1 0 |a Defect-oriented testing for nano-metric CMOS VLSI circuit  |c by Manoj Sachdev and Jose Pineda de Gyvez  |h electronic resource 
250 # # |a 2nd ed. 
260 # # |a Dordrecht  |b Springer  |c 2007 
300 # # |a xxi, 328 p.  |b ill.  |c 24 cm 
490 1 # |a Frontiers in electronic testing  |v 34 
500 # # |a New edition of: Defect oriented testing for CMOS analog and digital circuits, 1998 
538 # # |a Mode of access: World Wide Web 
650 # 0 |a Metal oxide semiconductors, Complementary  |x Testing 
650 # 0 |a Metal oxide semiconductors, Complementary  |x Defects  |x Defects 
650 # 0 |a Integrated circuits  |x Very large scale integration  |x Testing 
650 # 0 |a Integrated circuits  |x Very large scale integration  |x Defects 
700 1 # |a Sachdev, Manoj  |t Defect oriented testing for CMOS analog and digital circuits 
700 # # |a Pineda de Gyvez, Jose 
856 4 0 |z Click Here to View Status and Holdings.  |u https://opac.uitm.edu.my/opac/detailsPage/detailsHome.jsp?tid=379542 
964 # # |c BOK  |d 01 
998 # # |a 00250##a0011.2.2||00260##a0011.2.2||00260##b0011.2.2||00260##c0011.2.2||00300##a0011.2.2||00300##b0011.2.2||00300##c0011.2.2||00500##a0011.2.2||00538##a0011.2.2||01700##a0011.2.2||