Scalable hardware verification with symbolic simulation
Saved in:
| Main Author: | |
|---|---|
| Format: | Unknown |
| Published: |
New York, NY
Springer
2006
|
| Subjects: | |
| Online Access: | Click Here to View Status and Holdings. |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Add Tag 
Hardware design verification simulation and formal method-based approaches
Electronic Design Automation for IC System Design, Verification, and Testing
CORRECT HARDWARE DESIGN METHODOLOGIES proceedings of the Advanced Research Workshop on Correct Hardware Design Methodologies, Turin, Italy, June 12-14, 1991
