Scalable hardware verification with symbolic simulation

Saved in:

Bibliographic Details
Main Author:	Bertacco, Valeria
Format:	Unknown
Published:	New York, NY Springer 2006
Subjects:	Integrated circuits > Verification > Simulation methods System design > Simulation methods
Online Access:	Click Here to View Status and Holdings.
Tags:	Add Tag No Tags, Be the first to tag this record!

Internet