Logical effort designing fast CMOS circuits

Saved in:

Bibliographic Details
Main Author:	Sutherland, Ivan
Other Authors:	Sproull, Bob, Harris, David
Format:	Unknown
Published:	San Francisco Morgan Kaufmann 1999
Subjects:	Metal oxide semiconductors, Complimentary > Design and construction Delay faults (Semiconductors) Logic design
Online Access:	Click Here to View Status and Holdings.
Tags:	Add Tag No Tags, Be the first to tag this record!

Internet