INVESTIGATION OF LATCH-UP BEHAVIOUR IN 0.5 MICRON CMOS TECHNOLOGY
Saved in:
Main Author: | Wan Fazlida Hanim (Author) |
---|---|
Format: | Thesis |
Online Access: | Click Here to View Status and Holdings. |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
ELECTRICAL AND MATERIAL CHARACTERIZATION OF 0.24 MICRON CMOS DEVICE BY USING SIMULATION
by: NAZIRAH MOHAMAT KASIM
Published: (2009) -
Analog circuit design techniques at 0.5v
by: Chatterjee, Shouri
Published: (2007) -
EFFECT OF Cr SUBSTITUTION AT Mn SITES ON MAGENETIC AND TRANSPORT PROPERTIES IN CHARGE ORDERED Nd0.5Ca0.5Mn1-xCrxO3 (x = 0, 0.02, 0.05) MANGANITES
by: ZAINAB MOHAMAD ASRI
Published: (2013) -
CHARGE DISCHARGE PROFILE LiMn(₂₋ₓ)FeₓO₄ (x=0.1-0.5)
by: Siti Zawaris Darus
Published: (2011) -
Building Code requirements for masonry structures (ACI 530-05/ASCE 5-05/TMS 402-05) Specifications for masonry structures (ACI 530.1-05/ASCE 6-05/TMS 602-05), Commentary on building code requirements for masonry structures (ACI 530-05/ASCE 5-05/TMS 4
Published: (2005)