Sequential logic testing and verification

Saved in:

Bibliographic Details
Main Author:	Ghosh, Abhijit 1964
Other Authors:	Devadas, Srinivas, Newton, Arthur Richard 1951
Format:	Book
Published:	Boston Kluwer Academic 1992
Series:	The Kluwer international series in engineering and computer science SECS 163
Subjects:	Logic circuits > Testing Computer-aided design Logic design
Online Access:	Click Here to View Status and Holdings.
Tags:	Add Tag No Tags, Be the first to tag this record!

MARC


LEADER	00000n a2200000 a 4501
001	wils-76764
020	#	#	\|a 0792391888
090	0	0	\|a TK7868.L6 \|b G47 1992
100	1	#	\|a Ghosh, Abhijit \|c 1964
245	1	1	\|a Sequential logic testing and verification \|c by Abhijit Ghosh, Srinivas Devadas, A. Richard Newton
260	#	#	\|a Boston \|b Kluwer Academic \|c 1992
300	#	#	\|a xv, 214 p. \|b ill. \|c 24 cm
490	1	#	\|a The Kluwer international series in engineering and computer science \|v SECS 163
500	#	#	\|a Includes bibliographical references and index
650	#	0	\|a Logic circuits \|x Testing
650	#	0	\|a Computer-aided design
650	#	0	\|a Logic design
700	1	#	\|a Devadas, Srinivas
700	#	#	\|a Newton, Arthur Richard \|c 1951
856	4	0	\|z Click Here to View Status and Holdings. \|u https://opac.uitm.edu.my/opac/detailsPage/detailsHome.jsp?tid=76764
964	#	#	\|c BOK \|d 01
040	#	#	\|a Shah Alam