Logic and architecture synthesis proceedings of the IFIP TC10/WG10.5 Workshop on Logic and Architecture Synthesis, Paris, France, 30 May-1 June 1990
Saved in:
Other Authors: | Michel, Petra, Saucier, Gabrielle |
---|---|
Format: | Unknown |
Published: |
Amsterdam
North-Holland
1991
|
Subjects: | |
Online Access: | Click Here to View Status and Holdings. |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Logic and architecture synthesis state-of-the-art and novel approaches proceedings of the ... held 1994
Published: (1995) -
Formal VLSI specification and synthesis proceedings of the IFIP WG 10.2/WG 10.5 International Workshop on Applied Formal Methods for Correct VLSI Design
Published: (1990) -
High-level synthesis introduction to chip and systems design
Published: (1992) -
Silicon compilation
Published: (1988) -
Formal VLSI correctness verification proceedings of the IFIP WG 10.2/WG 10.5 International Workshop on Applied Formal Methods for Correct VLSI Design
Published: (1990)