VHDL for logic synthesis
Saved in:
Main Author: | |
---|---|
Corporate Author: | |
Format: | Book |
Published: |
Chichester, West Sussex, UK
Wiley
2011
|
Edition: | 3rd ed |
Subjects: | |
Online Access: | Click Here to View Status and Holdings. |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
MARC
LEADER | 00000n a2200000 a 4501 | ||
---|---|---|---|
001 | wils-474159 | ||
020 | # | # | |a 0470688475 (hbk.) |
020 | # | # | |a 9780470688472 (hbk.) |
040 | # | # | |a CaPaEBR |d ITMB |
090 | 0 | 0 | |a TK7885.7 |b .R87 2011 |
100 | 1 | # | |a Rushton, Andrew |
245 | 1 | 0 | |a VHDL for logic synthesis |c Andrew Rushton |
250 | # | # | |a 3rd ed |
260 | # | # | |a Chichester, West Sussex, UK |b Wiley |c 2011 |
300 | # | # | |a xvi, 466 p. |b ill.25 cm |
504 | # | # | |a Includes bibliographical references and index |
650 | # | 0 | |a VHDL (Computer hardware description language) |
650 | # | 0 | |a Logic design |x Data processing |
650 | # | 0 | |a Computer-aided design |x Data processing |
710 | 1 | # | |a ebrary, Inc |
856 | 4 | 0 | |z Click Here to View Status and Holdings. |u https://opac.uitm.edu.my/opac/detailsPage/detailsHome.jsp?tid=474159 |
964 | # | # | |c BOK |d EM |
998 | # | # | |a 00250##a003.6.1||00260##a003.6.1||00260##b003.6.1||00260##c003.6.1||00300##a003.6.1||00300##b003.6.1|| |