Chip multiprocessor architecture techniques to improve throughput and latency
Saved in:
Main Author: | Olukotun, Oyekunle Ayinde |
---|---|
Other Authors: | Hammond, Lance, Laudon, James |
Format: | Unknown |
Published: |
[San Rafael, Calif.]
Morgan & Claypool Publishers
2007
|
Series: | Synthesis lectures on computer architecture
3 |
Subjects: | |
Online Access: | Click Here to View Status and Holdings. |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Parallel array processing
by: Ducksbury, P. G. (Paul Gerard)
Published: (1986) -
Parallel processing in cellular arrays
by: Fet, Y. I. 1930- Yachov Il'ich
Published: (1995) -
Advanced computer architectures
by: Shiva, Sajjan G
Published: (2006) -
Applied parallel computi
by: Deng, Yuefan
Published: (2013) - Applied parallel computing new paradigms for HPC in industry and academia proceedings of the ...held June 18 - 20, 2000