Chip multiprocessor architecture techniques to improve throughput and latency

Saved in:
Bibliographic Details
Main Author: Olukotun, Oyekunle Ayinde
Other Authors: Hammond, Lance, Laudon, James
Format: Book
Published: [San Rafael, Calif.] Morgan & Claypool Publishers 2007
Series:Synthesis lectures on computer architecture 3
Subjects:
Online Access:Click Here to View Status and Holdings.
Tags: Add Tag
No Tags, Be the first to tag this record!

MARC

LEADER 00000n a2200000 a 4501
001 wils-408591
020 # # |a 6781188294125 
040 # # |a IPL  |d ITMB 
090 0 0 |a QA76.58  |b .O48 2007 
100 1 # |a Olukotun, Oyekunle Ayinde 
245 1 0 |a Chip multiprocessor architecture  |b techniques to improve throughput and latency  |c Kunle Olukotun, Lance Hammond, James Laudon 
260 # # |a [San Rafael, Calif.]  |b Morgan & Claypool Publishers  |c 2007 
300 # # |a viii, 145 p.  |b col. ill.  |c 26cm 
490 1 # |a Synthesis lectures on computer architecture  |v 3 
504 # # |a Includes bibliographical references 
650 # 0 |a Parallel processing (Electronic computers) 
650 # 0 |a Computer architecture 
650 # 0 |a High performance processors 
700 1 # |a Hammond, Lance 
700 # # |a Laudon, James 
856 4 0 |z Click Here to View Status and Holdings.  |u https://opac.uitm.edu.my/opac/detailsPage/detailsHome.jsp?tid=408591 
964 # # |c BOK  |d 01 
998 # # |a 00260##a002.8.2||00260##b002.8.4||00260##c002.7.6||00300##a003.4.1||00300##b003.6.1||00300##c003.5.1||01700##a0011.2.2||