Digital system clocking high performance and low-power aspects
Saved in:
| Other Authors: | |
|---|---|
| Format: | Unknown |
| Published: |
Hoboken, NJ
Wiley-Interscience
2003
|
| Subjects: | |
| Online Access: | Click Here to View Status and Holdings. |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Add Tag 
Low power design with high-level power estimation and power-aware synthesis
Skew-Tolerant Circuit Design
