Verification of systems and circuits using LOTOS, Petri Nets, and CCS
Saved in:
Main Author: | Yoeli, Michael 1917- |
---|---|
Other Authors: | Kol, Rakefet |
Format: | Book |
Published: |
Hoboken, NJ
Wiley-Interscience
2008
|
Series: | Wiley series on parallel and distributed computing
|
Subjects: | |
Online Access: | Click Here to View Status and Holdings. |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Standardized functional verification
by: Wiemann, Alan
Published: (2008) -
Hardware design verification simulation and formal method-based approaches
by: Lam, William K. C. 1962-
Published: (2005) -
Functional verification coverage measurement and analysis
by: Piziali, Andrew
Published: (2004) -
Metric-driven design verification an engineer's and executive's guide to first pass success cHamilton B. Carter, Shankar Hemmady
by: Carter, Hamilton B.
Published: (2007) -
Integrated circuit test engineering modern techniques
by: Grout, Ian
Published: (2006)