Fully-depleted SOI CMOS circuits and technology for ultra-low power applications

Saved in:
Bibliographic Details
Main Author: Sakurai, Takayasu
Other Authors: Matsuzawa, Akira, Douseki, Takakuni
Format: Unknown
Published: Dordrecht, The Netherlands Springer 2006
Subjects:
Online Access:Click Here to View Status and Holdings.
Tags: Add Tag
No Tags, Be the first to tag this record!

MARC

LEADER 00000n a2200000 a 4501
001 wils-383270
020 # # |a 9780387292175 (hbk.) 
020 # # |a 0387292179 (hbk.) 
040 # # |a FQG  |d ITMB 
090 0 0 |a TK7871.99.M44  |b S26 2006 
100 1 # |a Sakurai, Takayasu 
245 1 0 |a Fully-depleted SOI CMOS circuits and technology for ultra-low power applications  |c by Takayasu Sakurai, Akira Matsuzawa and Takakuni Douseki 
260 # # |a Dordrecht, The Netherlands  |b Springer  |c 2006 
300 # # |a xv, 411 p.  |b ill.  |c 25 cm 
500 # # |a "The most important issue confronting CMOS technology is the power explosion of chips arising from the scaling law. Fully-depleted (FD) SOI technology provides a promising low-power solution to chip implementation. Ultralow-power VLSIs, which have a power consumption of less than 10 mW, will be key components of terminals in the coming ubiquitous-IT society"--P. [4] of cover 
504 # # |a Includes bibliographical references and index 
650 # 0 |a Metal oxide semiconductors, Complementary  |x Very large scale integration 
650 # 0 |a Silicon-on-insulator technology 
650 # 0 |a Low voltage systems 
650 # 0 |a Integrated circuits  |x Very large scale integration 
700 1 # |a Matsuzawa, Akira 
700 # # |a Douseki, Takakuni 
856 4 0 |z Click Here to View Status and Holdings.  |u https://opac.uitm.edu.my/opac/detailsPage/detailsHome.jsp?tid=383270 
964 # # |c BOK  |d 01 
998 # # |a 00260##a0011.2.2||00260##b0011.2.2||00260##c0011.2.2||00300##a0011.2.2||00300##b0011.2.2||00300##c0011.2.2||00500##a0011.2.2||01700##a0011.2.2||