Verilog and systemverilog gotchas 101 common coding errors and how to avoid them

Saved in:
Bibliographic Details
Main Author: Sutherland, Stuart 1953-
Other Authors: Mills, Don
Format: Unknown
Published: New York Springer 2007
Edition:1st ed
Subjects:
Online Access:Click Here to View Status and Holdings.
Tags: Add Tag
No Tags, Be the first to tag this record!

MARC

LEADER 00000n a2200000 a 4501
001 wils-379232
020 # # |a 9780387717142 (hardcover : alk. paper) 
020 # # |a 0387717145 (hardcover : alk. paper) 
040 # # |a DLC  |d ITMB 
090 0 0 |a TK7885.7  |b .S87 2007 
100 1 # |a Sutherland, Stuart  |d 1953- 
245 1 0 |a Verilog and systemverilog gotchas  |b 101 common coding errors and how to avoid them  |c Stuart Sutherland, Don Mills 
250 # # |a 1st ed 
260 # # |a New York  |b Springer  |c 2007 
300 # # |a xxii, 214 p.  |b ill.  |c 24 cm 
504 # # |a Includes bibliographical references and index 
650 # 0 |a Verilog (Computer hardware description language) 
700 1 # |a Mills, Don 
856 4 0 |z Click Here to View Status and Holdings.  |u https://opac.uitm.edu.my/opac/detailsPage/detailsHome.jsp?tid=379232 
964 # # |c BOK  |d 01 
998 # # |a 00250##a003.5.1||00260##a003.5.1||00260##b003.5.1||00260##c003.5.1||00300##a003.5.1||00300##b003.5.1||00300##c003.5.1||