CMOS circuit design, layout, and simulation

Saved in:
Bibliographic Details
Main Author: Baker, R. Jacob 1964-
Corporate Authors: Institute of Electrical and Electronics Engineers, IEEE Solid-State Circuits Society
Format: Unknown
Published: Hoboken, NJ Wiley-Interscience 2008
Edition:Rev. 2nd ed
Series:IEEE Press series on microelectronic systems
Subjects:
Online Access:Click Here to View Status and Holdings.
Tags: Add Tag
No Tags, Be the first to tag this record!

MARC

LEADER 00000n a2200000 a 4501
001 wils-378580
020 # # |a 9780470229415 (hbk.) 
020 # # |a 0470229411 (hbk.) 
040 # # |a UKM  |d ITMB 
090 0 0 |a TK7871.99.M44  |b B35 2008 
100 1 # |a Baker, R. Jacob  |d 1964- 
245 1 0 |a CMOS  |b circuit design, layout, and simulation  |c R. Jacob Baker 
250 # # |a Rev. 2nd ed 
260 # # |a Hoboken, NJ  |b Wiley-Interscience  |c 2008 
300 # # |a xxxi, 1038 p.  |b ill.  |c 24 cm 
490 1 # |a IEEE Press series on microelectronic systems 
500 # # |a "IEEE Solid-State Circuits Society, sponsor." 
500 # # |a Previous ed.: Piscataway, N.J.: IEEE, 2005 
504 # # |a Includes bibliographical references and index 
650 # 0 |a Metal oxide semiconductors, Complementary  |x Design and construction 
650 # 0 |a Integrated circuits  |x Design and construction 
650 # 0 |a Metal oxide semiconductor field-effect transistors 
710 1 # |a Institute of Electrical and Electronics Engineers 
710 # # |a IEEE Solid-State Circuits Society 
856 4 0 |z Click Here to View Status and Holdings.  |u https://opac.uitm.edu.my/opac/detailsPage/detailsHome.jsp?tid=378580 
964 # # |c BOK  |d 01 
998 # # |a 00250##a0011.3.3||00260##a0011.3.3||00260##b0011.3.3||00260##c0011.3.3||00300##a0011.3.3||00300##b0011.3.3||00300##c0011.3.3||00500##a0011.3.3||01500##a0011.3.3||01710##a0011.3.3||