Verilog HDL digital design and modeling
Saved in:
Main Author: | |
---|---|
Format: | Book |
Published: |
Boca Raton, FL
CRC Press
2007
|
Subjects: | |
Online Access: | Click Here to View Status and Holdings. |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
MARC
LEADER | 00000n a2200000 a 4501 | ||
---|---|---|---|
001 | wils-368179 | ||
020 | # | # | |a 1420051547 (alk. paper) |
020 | # | # | |a 9781420051544 (alk. paper) |
040 | # | # | |a DLC |d ITMB |
090 | 0 | 0 | |a TK7868.D5 |b C395 2007 |
100 | 1 | # | |a Cavanagh, Joseph |
245 | 1 | 0 | |a Verilog HDL |b digital design and modeling |c Joseph Cavanagh |
260 | # | # | |a Boca Raton, FL |b CRC Press |c 2007 |
300 | # | # | |a xviii, 900 p. |b ill. |c 26 cm |
500 | # | # | |a Includes index |
650 | # | 0 | |a Logic circuits |x Computer-aided design |
650 | # | 0 | |a Digital electronics |
650 | # | 0 | |a Verilog (Computer hardware description language) |
856 | 4 | 0 | |z Click Here to View Status and Holdings. |u https://opac.uitm.edu.my/opac/detailsPage/detailsHome.jsp?tid=368179 |
964 | # | # | |c BOK |d 01 |
998 | # | # | |a 00260##a002.17.2||00260##b002.17.2||00260##c002.17.2||00300##a002.17.2||00300##b002.17.2||00300##c002.17.2||00500##a002.17.2|| |