Digital design with CPLD applications and VHDL

Saved in:

Bibliographic Details
Main Author:	Dueck, Robert K.
Format:	Unknown
Published:	Clifton Park, NY Thomson/Delmar Learning 2005
Edition:	Second edition
Subjects:	Logic design > Design and construction VHDL (Computer hardware description language) Programmable array logic Programmable logic devices > Design and construction
Online Access:	Click Here to View Status and Holdings.
Tags:	Add Tag No Tags, Be the first to tag this record!

MARC


LEADER	00000n a2200000 a 4501
001	wils-360235
005	2018715121516
008	t2005 XXU a## ##001 ## bi#D
020	#	#	\|a 1401840302
020	#	#	\|a 9018403037814 \|q hardback
040	#	#	\|a DLC \|d ITMB \|e rda
090	0	0	\|a TK7872.L64 \|b D84 2005
100	1	#	\|a Dueck, Robert K.
245	1	0	\|a Digital design with CPLD applications and VHDL \|c Robert K. Dueck
250	#	#	\|a Second edition
264	#	1	\|a Clifton Park, NY \|b Thomson/Delmar Learning \|c 2005
264	#	4	\|c ©2005
300	#	#	\|a xx, 1004 pages \|b illustrations (some color) \|c 29 cm \|e 1 CD-ROM (4 3/4 in.)
336	#	#	\|a rdacontent \|2 text
337	#	#	\|a rdamedia \|2 unmediated
338	#	#	\|a rdacarrier \|2 volume
500	#	#	\|a Includes index
650	#	0	\|a Logic design \|x Design and construction
650	#	0	\|a VHDL (Computer hardware description language)
650	#	0	\|a Programmable array logic
650	#	0	\|a Programmable logic devices \|x Design and construction
856	4	0	\|z Click Here to View Status and Holdings. \|u https://opac.uitm.edu.my/opac/detailsPage/detailsHome.jsp?tid=360235
964	#	#	\|c BOK \|d 01
998	#	#	\|a 00250##a002.5.2\|\|00250##b002.5.3\|\|00264#1a002.8.2\|\|00264#1b002.8.4\|\|00300##a003.4.1\|\|00300##b003.6.1\|\|00300##c003.5.1\|\|00500##a002.17.2\|\|