Logic synthesis and verification algorithms
Saved in:
Main Author: | Hachtel, Gary D |
---|---|
Other Authors: | Somenzi, Fabio |
Format: | Unknown |
Published: |
New York
Springer
2006
|
Subjects: | |
Online Access: | Click Here to View Status and Holdings. |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Logic synthesis and verification algorithms
by: Hachtel, Gary D.
Published: (1996) -
Layout design and verification
Published: (1986) -
Logic synthesis
by: Devadas, Srinivas
Published: (1994) -
High level test synthesis of digital VLSI circuits
by: Lee, Mike Tien-Chien
Published: (1997) -
Formal methods for VLSI design IFIP WG 10.5 lecture notes
Published: (1990)