Modeling, synthesis, and rapid prototyping with the Verilog HDL

Modeling, synthesis, and rapid prototyping with the Verilog HDL

Saved in:
Bibliographic Details
Main Author: Ciletti, Michael D
Format: Unknown
Published: Upper Saddle River, N.J. Prentice Hall 1999
Subjects:
Rapid prototyping
Verilog (Computer hardware description language)
Online Access:Click Here to View Status and Holdings.
Tags: Add Tag
No Tags, Be the first to tag this record!

MARC

LEADER 00000n a2200000 a 4501
001 wils-335808
020 # # |a 0139773983 
090 0 0 |a TK7885.7  |b .C55 1999 
100 1 # |a Ciletti, Michael D 
245 1 1 |a Modeling, synthesis, and rapid prototyping with the Verilog HDL  |c Michael D. Ciletti 
260 # # |a Upper Saddle River, N.J.  |b Prentice Hall  |c 1999 
300 # # |a xxii, 727 p.  |b ill.  |c 25 cm.  |e 4 computer laser optical disks (4 3/4 in.) 
504 # # |a Includes bibliographical references and index 
650 # 0 |a Rapid prototyping 
650 # 0 |a Verilog (Computer hardware description language) 
856 4 0 |z Click Here to View Status and Holdings.  |u https://opac.uitm.edu.my/opac/detailsPage/detailsHome.jsp?tid=335808 
964 # # |c BOK  |d 01 
040 # # |a Shah Alam 
998 # # |a 00260##a002.8.2||00260##b002.8.4||00260##c002.7.6||00300##a003.4.1||00300##b003.6.1||00300##c003.5.1|| 

Similar Items