CMOS circuit design, layout, and simulation

Saved in:
Bibliographic Details
Main Author: Baker, R. Jacob 1964-
Corporate Author: Institute of Electrical and Electronics Engineers
Format: Book
Published: New York IEEE Press 2005
Edition:2nd ed
Series:IEEE Press series on microelectronic systems
Subjects:
Online Access:Click Here to View Status and Holdings.
Tags: Add Tag
No Tags, Be the first to tag this record!

MARC

LEADER 00000n a2200000 a 4501
001 wils-328514
020 # # |a 047170055X 
020 # # |a 9780471700555 
040 # # |a DLC  |d ITMB 
090 0 0 |a TK7871.99.M44  |b B35 2005 
100 1 # |a Baker, R. Jacob  |d 1964- 
245 1 1 |a CMOS circuit design, layout, and simulation  |c R. Jacob Baker 
250 # # |a 2nd ed 
260 # # |a New York  |b IEEE Press  |c 2005 
300 # # |a xxxiii, 1038 p.  |b ill.  |c 25 cm 
490 1 # |a IEEE Press series on microelectronic systems 
500 # # |a "IEEE Solid-State Circuits Society, sponsor." 
504 # # |a Includes bibliographical references and index 
650 # 0 |a Metal oxide semiconductors, Complementary  |x Design and construction 
650 # 0 |a Integrated circuits  |x Design and construction 
650 # 0 |a Metal oxide semiconductor field-effect transistors 
710 1 # |a Institute of Electrical and Electronics Engineers 
856 4 0 |z Click Here to View Status and Holdings.  |u https://opac.uitm.edu.my/opac/detailsPage/detailsHome.jsp?tid=328514 
964 # # |c BOK  |d 01 
998 # # |a 00250##a002.5.2||00260##a002.8.2||00260##b002.8.4||00260##c002.7.6||00300##a003.4.1||00300##b003.6.1||00300##c003.5.1||00500##a002.17.2||