Design through Verilog HDL
Saved in:
Main Author: | |
---|---|
Other Authors: | |
Format: | Book |
Published: |
Hoboken, NJ
John Wiley IEEE Press
2004
|
Subjects: | |
Online Access: | Click Here to View Status and Holdings. |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
MARC
LEADER | 00000n a2200000 a 4501 | ||
---|---|---|---|
001 | wils-312592 | ||
020 | # | # | |a 0471441481 (cloth) |
090 | 0 | 0 | |a TK7885.7 |b .P37 2004 |
100 | 1 | # | |a Patma?n?apa?n, ?Ti. ?Ar |
245 | 1 | 1 | |a Design through Verilog HDL |c T.R. Padmanabhan, B. Bala Tripura Sundari |
260 | # | # | |a Hoboken, NJ |b John Wiley |b IEEE Press |c 2004 |
300 | # | # | |a xii, 455 p. |b ill. |c 25 cm |
504 | # | # | |a Includes bibliographical references (p. 449-450) and index |
650 | # | 0 | |a Verilog (Computer hardware description language) |
700 | 1 | # | |a Tripura Sundari, B. Bala |
856 | 4 | 0 | |z Click Here to View Status and Holdings. |u https://opac.uitm.edu.my/opac/detailsPage/detailsHome.jsp?tid=312592 |
964 | # | # | |c BOK |d 01 |
040 | # | # | |a Shah Alam |