Logic synthesis and verification algorithms
Saved in:
Main Author: | Hachtel, Gary D. |
---|---|
Other Authors: | Somenzi, Fabio |
Format: | Unknown |
Published: |
Boston
Kluwer Academic Publishersr
1996
|
Subjects: | |
Online Access: | Click Here to View Status and Holdings. |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Logic synthesis and verification algorithms
by: Hachtel, Gary D
Published: (2006) -
Layout design and verification
Published: (1986) -
High level test synthesis of digital VLSI circuits
by: Lee, Mike Tien-Chien
Published: (1997) -
VLSI circuit design methodology demystified a conceptual taxonomy
by: Xiu, Liming
Published: (2008) -
Advanced model order reduction techniques in VLSI design
by: Tan, Sheldon X. D.
Published: (2007)