Search Results - Reese, Robert B. 1958- Robert Bryan

  • Showing 1 - 2 results of 2
Refine Results
  1. 1
    Introduction to logic synthesis using Verilog HDL

    Introduction to logic synthesis using Verilog HDL by Reese, Robert B. 1958- Robert Bryan

    Published 2006
    Click Here to View Status and Holdings.
    Unknown

    Save to List
    Saved in:
  2. 2
    Finite state machine datapath design, optimization, and implementation

    Finite state machine datapath design, optimization, and implementation by Davis, Justin S. 1975-

    Published 2008
    Other Authors: “…Reese, Robert B. 1958- Robert Bryan…”
    Click Here to View Status and Holdings.
    Unknown

    Save to List
    Saved in:

Search Tools: